ISSN (Print): 0974-6846 ISSN (Online): 0974-5645

Impact of Different Climate of European Countries on Working and Power Dissipation of Electronics Circuits

Diksha Singla*, Viren Singh Pathania, Ayushi Chodha and Bakshish Gill

Gyancity Research Lab, Gurgaon - 122001, Haryana, India; singla145@gmail.com, pathania.viren@gmail.com, vinodabhinav@rediffmail.com, bakshish_gill@yahoo.com

Abstract

Background/Objectives: Environment temperature play a pivotal role in leakage power dissipation in any Electronic devices. **Methods/Statistical Analysis**: We are performing an experiment by using a FPGA system and we have taken the temperatures of capitals of different countries and corresponding power dissipation of our electronic device under test. **Findings:** When there is increase in temperature due to global warming and other conditions then more supply power is needed due to which there is a depletion in resources. In the other words, if there is increase in temperature then we need to provide more supply power because leakage power is directly proportional to ambient temperature. **Application/Improvements:** We can think to regulate temperature of environment with cooling system in order to reduce power dissipation of any electronic device in operation.

Keywords: European Countries, Impact of Different Climate, Power Dissipation, Working of Electronics Circuits

1. Introduction

We have taken temperature of capitals of European countries and have operated our device in a control environment that have similar temperature of capital cities of European countries. The data for analysis was collected on 17 October 2015. We have used FPGA that is Artix-7 to find our results along with circuit of Rom_using_case as shown in Figures 1, 2.

In Synthesis report, Maximum combinational path delay is 0.966ns, total REAL time of Xilinx Synthesis Technology completion is 13.00 secs and total Central Processing Unit time to Xilinx Synthesis Technology completion is 12.41 secs. In power analysis in Artix-7 we can see that total and quiescent and total supply power both are 0.042 whereas dynamic power is 0. Capital of Cyprus, Nicosia has the highest temperature 28 C and needs the highest supply power 0.045 W. Capital of Sweden , Stockholm has lowest temperature 0 C and needs lowest supply power 0.03

W. There is 6.67%, 11.11% decrease in power consumption when we shift our design from Cyprus to Malta, Greece respectively in the countries with highest temperature. There is 33.3%, 31.1% decrease in power consumption when we shift our design from Sweden to Finland, Norway respectively in countries with lowest temperature.

2. Related Work

Change in temperature around the globe is a current main issue to be worried about and due to which many researchers and scientists have already started working upon how change in temperature can affect our lifestyle and how it will effect presence of basic needs like electricity in coming time^{3,4,8}. We can see in references some examples of the works already done in this field. In 2014, using LVCMOS25 a design was published to measure power dissipation in which when Vedic multiplier design is implemented on 40 nm technology based FPGA in place of 90 nm FPGA

^{*}Author for correspondence




Figure 1. RTL schematic of FPGA.

design, there is 87.72% saving in power consumption of Vedic multiplier when temperature is constant 20°C¹ Similarly using Virtex-6 FPGA and Verilog HDL, 59.32% to 72.96% reduction is achieved when temperature varies from 288.15 K to 348.15 K and airflow is 250 LFM. LFM is a unit of airflow. It stands for Linear Feet per Minute. In similar cases, reduction is in range of 59.30% to 72.97%, when temperature varies from 288.15 K to 348.15K and airflow is 500 LFM was achieved². Again LVCMOS based

energy efficient UART was published, which concluded that there occurs 97.65%, 75.14%, 7.19%, 17.37% and 71.12% decrease in clock power, I/O power, leakage power, Junction Temperature (JT), total power respectively⁵. LVCMOS has been used at a higher rate in most of the already done works. There is 93.03%, 66.58%, and 33.55% decrease in JT with LVCMOS18, when they reduce ambient temperature from 348.15 K to 278.15 K, 298.15 K and 323.15 K respectively. There is 64.45%, 59.71% and 44.07% reduction in leakage power using LVCMOS25, when they scale down ambient temperature from 348.15 K to 278.15 K, 298.15 K and 323.15 K respectively⁶. Author use the HSTL family and I2C family on 45 nm technology based FPGA. Then during Leakage power analysis, they are getting 9.09% reduction with HSTL and 57.89% reduction with I2C7. Low power design is also possible with help of Xilinx 7.1i when target device is Spartan 3 - xc3s400 as published in research paper9.

3. Results

Table 1 depicts the corresponding supply power with respect to different temperature conditions in European countries. We have only taken the temperature of capital of every country and have calculated the supply power using our device.

We have taken the temperature and power conditions of top 10 hottest regions so that we can see graphically that how power changes with respect to temperature as shown in Table 2.




Figure 2. Power analysis.

Table 1. Complete power and thermal analysis

Europe					
Countries	Capital	Temperature	Supply Power		
Albania	Tirana	18 C	0.038		
Andorra	Andorra La Vella	10 C	0.034		
Armenia	Yerevan	16 C	0.037		
Austria	Vienna	8 C	0.033		
Azerbaijan	Baku	13 C	0.035		
Belarus	Minsk	7 C	0.033		
Belgium	Brussels	7 C	0.033		
Bosnia and Herzegovina	Sarajevo	9 C	0.034		
Bulgaria	Sofia	14 C	0.036		
Croatia	Zagreb	9 C	0.034		
Cyprus	Nicosia	28 C	0.045		
Czech Republic	Prague	8C	0.033		
Denmark	Copenhagen	10 C	0.034		
Estonia	Tallinn	2 C	0.031		
Finland	Helsinki	0 C	0.03		
France	Paris	9 C	0.034		
Georgia	Tbilisi	11 C	0.034		
Germany	Berlin	8 C	0.033		
Greece	Athens	21 C	0.04		
Hungary	Budapest	12 C	0.035		
Iceland	Reykjavik	8 C	0.033		
Ireland	Dublin	10 C	0.034		
Italy	Rome	15 C	0.036		
Kazakhstan	Astana	8 C	0.033		
Kosovo	Pristina	14 C	0.036		
Latvia	Riga	7 C	0.033		

In Figure 3, Temperature is given in degree Celsius. We can see there is not much difference in temperature of top ten capitals of different countries in Europe. Graph is in descending order.

With change in temperature there is a slight change in power dissipation. Graph is in descending order of temperature as shown in Figure 4. In Table 3, we can see that as temperature increases supply power also increases.

Liechtenstein	Vaduz	6 C	0.032
Lithuania	Vilnius	7 C	0.033
Luxembourg	Luxembourg	5 C	0.032
Macedonia	Skopje	14 C	0.036
Malta	Valletta	24 C	0.042
Moldova	Chisinau	7 C	0.033
Monaco	Monaco	12 C	0.035
Montenegro	Podgorica	17 C	0.037
Netherlands	Amsterdam	9 C	0.034
Norway	Oslo	1 C	0.031
Poland	Warsaw	9 C	0.034
Portugal	Lisbon	20 C	0.039
Romania	Bucharest	13 C	0.035
Russia	Moscow	4 C	0.032
San Marino	San Marino	14 C	0.036
Serbia	Belgrade	15 C	0.036
Slovakia	Bratislava	9 C	0.034
Slovenia	Ljubljana	5 C	0.032
Spain	Madrid	13 C	0.035
Sweden	Stockholm	0 C	0.030
Switzerland	Bern	5 C	0.032
Turkey	Ankara	17 C	0.037
Ukraine	Kyiv	8 C	0.033
United Kingdom	London	11 C	0.034
Vatican City (Holy See)	Vatican City	15 C	0.036

Temperature is given in degree celsius and temperature graph is in ascending order. And we can see that there is a difference in temperature in top ten coldest countries in Europe as shown in Figure 5.

We can see that with increase in temperature power dissipation increases. And the graph is in ascending order as shown in Figure 6.

Table 2. Top 10 hottest regions of Europe

Europe				
Countries	Capitals	Temp	Supply Power	
Cyprus	Nicosia	28 C	0.045	
Malta	Valletta	24 C	0.042	
Greece	Athens	21 C	0.04	
Portugal	Lisbon	20 C	0.039	
Albania	Tirana	18 C	0.038	
Turkey	Ankara	17 C	0.037	
Montenegro	Podgorica	17 C	0.037	
Armenia	Yerevan	16 C	0.037	
Serbia	Belgrade	15 C	0.036	
Vatican City (Holy See)	Vatican City	15 C	0.036	



Figure 3. Temperature graph (for top 10 hottest regions).

4. Conclusion

We can see in the above given table that with increase in temperature supply power needed increases. And these are the adverse effects that we have already started facing due to environmental issues like ozone layer depletion due to global warming. With more power needed there will be more consumption of energy and hence our sources will start depleting at a higher rate. There is 21% reduction in power dissipation if we shift our device from hottest region of Europe to the coldest region of Europe.

Table 3. (Top ten coldest regions of Europe)

Europe				
Countries	Capitals	Temp	Supply Power	
Sweden	Stockholm	0 C	0.03	
Finland	Helsinki	0 C	0.03	
Norway	Oslo	1 C	0.031	
Estonia	Tallinn	2 C	0.031	
Russia	Moscow	4 C	0.032	
Luxembourg	Luxembourg	5 C	0.032	
Slovenia	Ljubljana	5 C	0.032	
Switzerland	Bern	5 C	0.032	
Liechtenstein	Vaduz	6 C	0.032	
Latvia	Riga	7 C	0.033	




Figure 4. Power graph (for Top 10 hottest regions).

5. Future Work

This was the analysis of European countries and their capitals. There is a less variation as temperature is less but next we will use this device in Asian countries which have a very high temperature and will see the difference.




Figure 5. Temperature graph (top 10 coldest regions).




Figure 6. Power graph (top 10 coldest regions).

6. References

- Kavita K, Pandey B. LVCMOS based thermal aware energy efficient vedic multiplier design on FPGA. International Conference on Computational Intelligence and Communication Networks (CICN), IEEE; 2014.
- Singh S, et al. Thermal aware low power universal asynchronous receiver transmitter design on FPGA. 2014
 International Conference on Computational Intelligence and Communication Networks (CICN), IEEE; 2014.
- Kalia K, Nanda K, Aggarwal A, Malhotra S. Transistor resizing based low power thermal aware adder design on FPGA. Advanced Materials Research. 2015; 1098: 37–43.
- 4. Simpson PA. Power and thermal analysis. FPGA design. Springer International Publishing; 2015. p. 67–77.
- Sandhu S, Amanpreet A. Thermally aware LVCMOS based low power universal asynchronous receiver transmitter design on FPGA. Indian Journal of Science and Technology. 2015; 8(20):1–4.
- Maheshwari PK, Irshad MF. Thermal aware energy efficient comparator design using LVMOS IO standards on 28nm FPGA. 2014 International Conference on Open Source Systems and Technologies (ICOSST), IEEE; 2014.
- Kalia, K, Nanda K, Aggarwal A, Goel A, Malhotra S. I2C and HSTL IO standard based low power thermal aware adder design on 45nm FPGA. Advanced Materials Research. 2015; 1098:31–36.
- Kumar T, Minver MH, Das T. An energy efficient design using CSAT approach on ultra scale FPGA.G y a n c i t y Journal of Engineering and Technology. 2015 Jan; 1(1):1–9.
- Kumar MP, Kumar A. Implementation of parallel multiplier 4x4 low power design using FPGA. Journal of NanoScience and NanoTechnology. 2014; 2(1):182–87.