

Input/output Buffer based Vedic Multiplier Design for Thermal Aware Energy Efficient Digital Signal Processing on 28nm FPGA

Kavita Goswami^{1*}, Bishwajeet Pandey², D. M. Akbar Hussaian³, Tanesh Kumar⁴ and Kartik Kalia¹

¹Gyancity Research Lab, South City-1 Enclave, Gurgaon - 122001, Haryana, India; kavi.jan19@gmail.com, kartikkalia4@gmail.com

²GSSI, Italy; bishwajee.pandey@gssi.infn.it

³Aalborg University, Denmark; akh@et.aau.dk

⁴University of Oulu, Finland; tanesh.kumar@cie.fi

Abstract

Multiplier is used for multiplication of a signal and a constant in Digital Signal Processing (DSP). 28nm technology based Vedic multiplier is implemented with use of VHDL HDL, Xilinx ISE, Kintex-7 FPGA and XpowerAnalyser. Vedic multiplier gains speed improvements by parallelizing the generation of partial products with their concurrent summations. In this work, we are exploring the feasibility of Vedic multiplier in Data Encryption Algorithm, DSP, reliable system, multimedia and fault tolerant systems. In our work, we are using 11 different IO standards from HSTL (High Speed Transistor Logic) and LVCMOS (Low Voltage Complementary Metal Oxide Semiconductor) family. IO standards are used to match the impedance of transmission line, input/output port and device. The energy-efficient multipliers play a significant role in portable computing and communication systems also. Here we are using Field Programmable Gate Array (FPGA) in order to reduce the development cost. The development cost for Application Specific Integrated Circuits (ASICs) are high in compare to FPGA. Selection of the most energy efficient IO standards in place of signal gating is the main design methodology for design of energy efficient Vedic multiplier. There is 68.51%, 69.86%, 74.65%, and 78.39% contraction in total power of Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_II in place of HSTL_II_DCI_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively.

Keywords:



1. Introduction

Matrix multiplier for high-speed digital signal processing applications is implemented using spice and 90nm CMOS Technology¹. The functionality of the circuitry was verified and propagation delay along with dynamic power consumption are performance parameter¹. In this work, we are extending our work from 90nm Technology to 28nm technology and replacing matrix multiplier with Vedic multiplier and migrating from Spice to Xilinx ISE and XPower Analyzer. 250nm Based Multiplier architecture

for two's complement numbers leads to high performance digital signal processing systems with low power consumption². The computation sharing multiplier targets the contraction of power consumption by removing redundant computations within system by computation reuse². Our design is 28nm technology based Vedic multiplier that also gain speed improvements by parallelizing the generation of partial products with their concurrent summations. Modulo $2n + 1$ multiplier are critical components in different data security applications like International Data Encryption Algorithm (IDEA), DSP,

*Author for correspondence

and fault-tolerant systems of high reliability and fault tolerance³. In this work, we are exploring the feasibility of Vedic multiplier in IDEA, DSP, reliable system and fault tolerant systems. Field Programmable Analog Array is used for energy efficient mixed-signal computation using 350nm CMOS analog IC. Analog IC is used for digital enhancements to increase compatibility in embedded analog-digital systems⁴. Analog IC has 78 Computational Analog Blocks (CABs)⁴. In our work, we are using 11 different IO standards. IO standards are used to match the impedance of transmission line, input/output port and device. Low power multiplier is in demand for multimedia and DSP systems⁵. A low-power signed pipelined truncated multiplier is able to dynamically detect multiple input combinations and deactivate unnecessary transitions in non-effective ranges to reduce the power utilization⁵. Vedic multiplier is parallel in nature. Therefore, it always works efficiently in compare to pipelined architecture by parallelizing the generation of partial products with their concurrent summations. A pipelined fixed width Baugh Wooley multiplier provides four configuration modes (CMs) and uses low-power schemes to achieve the energy efficient pipelined reconfigurable design⁶. In our work, Baugh-Wooley multiplier is replaced with Vedic multiplier and IO standards²⁰⁻²¹ is used to achieve energy efficiency in DSP multiplier. Demand of portable computing and communication systems is growing day by day. Energy efficient multipliers play an important role in portable computing⁷. Baugh-Wooley algorithms are used for multiplication in multiplier. Bough-Wooley multipliers are implemented on Field Programmable Gate Array (FPGA). The development cost of FPGA based design is cheaper than Application Specific Integrated Circuits (ASICs) design⁷. In our work, we are also making power-efficient multiplier based on Vedic formula and we are implementing our energy efficient Vedic multiplier on Kintex-7 FPGA in place of going for ASIC design of Vedic multiplier. x86-compatible Floating Point Multiplier (FPM) design provide better performance in perspective of low cost, low power and compatibility⁸. Vedic multiplier is also low cost and low power solution for digital signal processing that is compatible with 28nm technology. In DSP, Multiplier is generally used for multiplication of a signal and constant. In various application, an input or output signal is iteratively multiplied by predefined constants⁹. These temporal repetitions may be eliminated in the design of high performance Reconfigurable Constant Multiplier (RCM)⁹. Here, Vedic

multiplier is proposed to use in multiplication of a signal by constant. Digit-serial implementation styles are one of the best digital signal processing systems with moderate sampling rates¹⁰. Multipliers are the backbone of DSP specific computations¹⁰. Gain in sample speed can be traded with contraction in supply voltage resulting that result in low power consumption¹⁰. Here, we are doing impedance matching with the help of HSTL^{18,20} class I, HSTL class II, and LVCMOS I/O standard^{19,20} in place of scaling of power supply voltage. Due to presence of feedback loop, Digit-serial architectures based on unfolding techniques cannot be pipelined beyond a certain level¹¹. In reference¹¹, design methodology for bit level pipelining of digit serial architectures is discussed. The SNR (signal noise ratio) of Digital filter based on truncated multiplier is better than filter with standard multiplier¹². Our Vedic multiplier is also designed to use in Filter in future. Error-compensation biases are mapped to low-error area-efficient fixed-width multipliers suitable for VLSI implementation and digital signal processing application¹³. The main focus of our design is power. Our design is power-efficient Vedic Multiplier. Two-dimensional (2-D) signal gating schemes is used in energy efficient array multiplier design¹⁴. This signal gating deals with gating lines for both multiplicand and multiplier operands¹⁴. Different regions of the multiplier are dynamically turned off as per the precision of each operand¹⁴. In our work, we are using energy efficient IO standards in place of signal gating to design energy efficient multiplier. VLSI implementation of hardware efficient truncated multiplier using modified booth algorithm is proposed for signed bit multiplication, such that the average absolute error is kept minimum¹⁵. This work is also VLSI implementation of hardware efficient multiplier design only we are using Vedic multiplier in place of Booth multiplier. Time complexity of logical circuits is estimated, whereas logical circuits are constructed from elements of an optical element base¹⁶. This concept of optical multiplier can be integrated with Vedic multiplier. We have also study different FPGA based techniques¹⁷⁻²¹.

2. Schematic of Digital Signal Processor Specific Vedic Multiplier

The Vedic multiplier is designed using structure modeling that consists of 4 two-bit Vedic multiplier,

3 four-bit full adders as presented in Figure 1. The schematic of Vedic multiplier is using look up table (LUT) in Virtex-6. Out of 22 LUTs, it has 1 LUT2, 11 LUT4 and 14 LUT6.

3. Simulation of Green Communication Specific Vedic Multiplier

Here, A and B are four bit vector and s is product of these two vector. A is taken as 10 unsigned decimals i.e. 1010 binary number and B is also taken as 8 unsigned decimals i.e. 1000 binary number. The product of these two bit vector is stored in S bit vector which is of 8 bit. In Figure 2, stimulus is in unsigned decimal format. We can see the results in binary, hexadecimal, signed, unsigned etc. format.

4. Low Power and Thermal Aware Design using HSTL-I Input/output Buffer and 28nm FPGA for DSP

In order to simplify Investigation, we will use HID_18 in place of HSTL_I_DCI_18, H_I in place of HSTL_I and HID in place HSTL_I_DCI in this paper.

4.1 Total Power Investigation using HSTL Input/output Buffer on 28nm

There are 62.15%, 63.85%, 69.85% and 75.08% contraction in power utilization by Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_I in place of HID_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively as presented in Table 1 and Figure 3.




Figure 1. RTLschematic of DSP specific vedic multiplier.




Figure 2. Waveform of thermal aware energy efficient vedic multiplier.

Table 1. Powerutilization of HSTLbased vedic multiplier on 28nm FPGA

	H_I	H_I_12	H_I_18	HID	HID_18
56.7°C	0.148	0.152	0.158	0.315	0.391
53.5°C	0.137	0.141	0.147	0.304	0.379
40°C	0.104	0.107	0.114	0.270	0.345
21 °C	0.080	0.083	0.090	0.246	0.321




Figure 3. Powerutilization for different ambient temperature using HSTL.

4.2 Leakage Power Investigation using HSTL Input/output Buffer on 28nm

There is 1–2% contraction in power utilization by Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_I_12 or HSTL_I in place of HID_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively as presented in Table 2 and Figure 4.

4.3 I/O Power Investigation using HSTL Input/output Buffer on 28nm

There is 86.02%, 84.95%, 82.8% and 26.88% contraction in I/O (Input/Output) power utilization by Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_I, HSTL_I_12, HSTL_I_18, HID respectively in place of HID_18 at 56.7°C, 53.5°C, 40°C and 21°C as presented in Table 3 and Figure 5.

Table 2. PowerUtilization of HSTL Based Vedic Multiplier on 28nm FPGA

	H_I	H_I_12	H_I_18	HID	HID_18
56.7°C	0.110	0.110	0.110	0.111	0.112
53.5°C	0.099	0.099	0.099	0.100	0.101
40°C	0.065	0.065	0.066	0.066	0.067
21°C	0.041	0.041	0.042	0.042	0.042




Figure 4. Powerutilization for different ambient temperature using HSTL.

Table 3. Powerutilization of HSTLbased vedic multiplier on 28nm FPGA

	H_I	H_I_12	H_I_18	HID	HID_18
56.7°C	0.039	0.042	0.048	0.204	0.279
53.5°C	0.039	0.042	0.048	0.204	0.279
40°C	0.039	0.042	0.048	0.204	0.279
21°C	0.039	0.042	0.048	0.204	0.279




Figure 5. I/O power utilization for different ambient temperature using HSTL.

4.4 Thermal Investigation using HSTL Input/output Buffer on 28nm

There is minor contraction in junction temperature of Vedic multiplier on 28nm Kintex-7 FPGA, when we

use HSTL_I, HSTL_I_12, HSTL_I_18, HID respectively in place of HID_18 at 56.7°C, 53.5°C, 40°C and 21°C as presented in Table 4 and Figure 6.

5. Low Power and Thermal Aware Design using HSTL-III Input/output Buffer and 28nm FPGA for Digital Signal Processing

In order to simplify Investigation, we will use H_IID18 in place of HSTL_II_DCI_18, H_II in place of HSTL_II and H_IID in place HSTL_II_DCI in this paper.

5.1 Total Power Investigation using HSTL II Input/output Buffer on 28nm FPGA

There is 68.51%, 69.86%, 74.65%, and 78.39% contraction in total power of Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_II in place of HSTL_II_DCI_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively as presented in Table 5 and Figure 7.

Table 4. Junction Temperature of HSTLbased vedic multiplier on 28nm FPGA

	H_I	H_I_12	H_I_18	HID	HID_18
56.7°C	57	57	57	57.3	57.5
53.5°C	53.8	53.8	53.8	54.1	54.3
40°C	40.2	40.2	40.2	40.6	40.7
21°C	21.2	21.2	21.2	21.5	21.7




Figure 6. Junction temperature for different ambient temperature using HSTL.

Table 5. Powerutilization of HSTLbased vedic multiplier on 28nm FPGA

	H_II	H_II_18	H_II_D	H_II_D18
56.7°C	0.171	0.191	0.404	0.543
53.5°C	0.160	0.180	0.392	0.531
40°C	0.126	0.146	0.358	0.497
21°C	0.102	0.122	0.334	0.472




Figure 7. Total power versus ambient temperature.

5.2 Leakage Power Investigation using HSTL II Input/output Buffer on 28nm FPGA

There is minor contraction in total power of Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_II in place of HSTL_II_DCI_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively as presented in Table 6 and Figure 8.

5.3 IO Power Investigation using HSTL II Input/output Buffer on 28nm FPGA

There is 85.81% contraction in IO Power utilization of Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_II, HSTL_II_12, HSTL_II_18, HSTL_II_DCI respectively in place of HSTL_II_DCI_18 at 56.7°C, 53.5°C, 40°C and 21°C as presented in Table 7 and Figure 9.

5.4 Thermal Investigation using HSTL II Input/output Buffer on 28nm FPGA

There is minor change in junction temperature of Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_II, HSTL_II_12, HSTL_II_18, HSTL_II_DCI respectively in place of HSTL_II_DCI_18 at 56.7°C, 53.5°C, 40°C and 21°C as presented in Table 8 and Figure 10.

Table 6. Leakage power utilization of HSTLbased vedic multiplier on 28nm FPGA

	H_II	H_II_18	H_II_D	H_II_D18
56.7°C	0.110	0.111	0.112	0.113
53.5°C	0.099	0.099	0.101	0.102
40°C	0.065	0.066	0.066	0.067
21°C	0.041	0.042	0.042	0.042




Figure 8. Leakage power versus ambient temperature.

Table 7. IO Powerutilization of HSTLbased vedic multiplier on 28nm FPGA

	H_II	H_II_18	H_II_D	H_II_D18
56.7°C	0.061	0.080	0.292	0.430
53.5°C	0.061	0.080	0.292	0.430
40°C	0.061	0.080	0.292	0.430
21°C	0.061	0.080	0.292	0.430




Figure 9. IOpower versus ambient temperature.

Table 8. Junction temperature of HSTLbased vedic multiplier on 28nm FPGA

	H_II	H_II_18	H_II_D	H_II_D18
56.7°C	57.1	57.1	57.5	57.8
53.5°C	53.8	53.9	54.3	54.6
40°C	40.3	40.3	40.7	41.0
21°C	21.2	21.3	21.7	22.0




Figure 10. Junction temperature versus ambient temperature.

Table 9. Powerutilization of LVCMOS based vedic multiplier

	LVCMOS18	LVCMOS25
56.7°C	0.110	0.111
53.5°C	0.099	0.100
40°C	0.065	0.066
21°C	0.042	0.042




Figure 11. Powerutilization versus ambient temperature.

6. Low Power and Thermal Aware DSP Design using LVCMOS Input/output Buffer and 28nm FPGA for DSP

6.1 Total Power Investigation of LVCMOS Input/output Buffer and Different FPGA

There is minor change in power utilization when we use LVCMOS18 IO standards in place of LVCMOS25 IO standards as presented in Table 9 and Figure 11.

6.2 Thermal Investigation of LVCMOS Input/output Buffer and Different FPGA

There is no change in junction temperature when we use LVCMOS18 I/O standards in place of LVCMOS25 I/O standards as presented in Table 10 and Figure 12.

7. Hardware Implementation

After connecting FPGA with laptop using JTAG Cable, we click on configure target device and change dual in line switch to provide input and we observe value of dual in line switch on red LED and output of program on green LED as presented in Figures 13–15.

Then we are providing two inputs. One is 11 that are presented in Figure 14 as both third and fourth red LED glow. Other is 01 that is presented in Figure 14 as first led is glowing (corresponding to 1) and second led is not glowing (corresponding to 0).

Then we are providing two inputs. One is 11 that are presented in Figure 15 as both third and fourth red LED glow. Other is 11 that is also presented in Figure 15 as first led is glowing (corresponding to 1) and second led is also glowing (corresponding to 1).

Table 10. Junction temperature of LVCMOS based vedic multiplier

	LVCMOS18	LVCMOS25
56.7°C	56.9	56.9
53.5°C	53.7	53.7
40°C	40.1	40.1
21°C	21.1	21.1




Figure 12. Junction temperature versus ambient temperature.




Figure 13. Initially FPGA Connected with Laptop.




Figure 14. When input (Red LED) is 11 and 01 then output (Green LED) is 0011.





Figure 15. When input (Red LED) is 11 and 11 then output (Green LED) is 1001.

8. Conclusion

This 28nm technology based Vedic multiplier is more power efficient than 40nm technology based FPGA. Vedic multiplier gains speed improvements by parallelizing the generation of partial products with their concurrent summations. Among 11 different IO standards from HSTL (High Speed Transistor Logic) and LVCMOS (Low Voltage Complementary Metal Oxide Semiconductor) family, we find that LVCMOS18 is the minimum power consumer among LVCMOS family, HSTL_I is the minimum power consumer among HSTL class I family and HSTL_II is the minimum power consumer among HSTL class II family. Our design is Field Programmable Gate Array (FPGA) based because the development cost for Application Specific Integrated Circuits (ASICs) are high. There are 62.15%, 63.85%, 69.85% and 75.08% contraction in power utilization by Vedic multiplier on 28nm Kintex-7 FPGA, when we use HSTL_I in place of HID_18 at 56.7°C, 53.5°C, 40°C and 21°C respectively.

9. Future Scope

Here, the application of Vedic multiplier is limited to digital signal processing. In future, we can also use this Vedic multiplier in Data Encryption Algorithm, green communication, reliable system, multimedia and fault tolerant systems. In future, we can also go for ASIC implementation of Vedic multiplier. This design is implemented on 28nm technology based FPGA. In future, we can also go for ultra-scale FPGA, 3D ICs and SoC based Vedic multiplier design.

10. References

1. Saha P, Banerjee A, Bhattacharyya P, Dandapat A. Improved matrix multiplier design for high-speed digital signal processing applications. *Circuits, Devices & Systems, IET*. 2014; 8(1):27–37.
2. Choo H, Muhammad K, Roy K. Two's complement computation sharing multiplier and its applications to high performance DFE. *IEEE Transactions on Signal Processing*. 2003; 51(2):458–69.
3. Hong W, Modugu R, Choi M. Efficient online self-checking modulo $2^n + 1$ multiplier design. *IEEE Transactions on Computers*. 2011; 60(9):1354–65.
4. Schlottmann CR, Shapero S, Nease S, Hasler P. A digitally enhanced dynamically reconfigurable analog platform for low-power signal processing. *IEEE Journal of Solid-State Circuits*. 2012; 47(9):2174–84.

5. Kuang SR and Wang JP. Design of power-efficient pipelined truncated multipliers with various output precision. *Computers & Digital Techniques, IET*. 2007; 1(2):129–36.
6. Van LD and Tu JH. Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers. *IEEE Transactions on Computers*. 2009; 58(10):1346–55.
7. Rais MH, Al-Harhi BM, Al-Askar SI, Al-Hussein FK. Design and field programmable gate array implementation of basic building blocks for power-efficient baugh-wooley multipliers. *American Journal of Engineering and Applied Sciences*. 2010; 3(2):307.
8. Tan D, Lemonds CE, Schulte MJ. Low-power multiple-precision iterative floating-point multiplier with SIMD support. *IEEE Transactions on Computers*. 2009; 58(2):175–87.
9. Chen J and Chang CH. High-level synthesis algorithm for the design of reconfigurable constant multiplier. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 2009; 28(12):1844–56.
10. Chang YN, Satyanarayana JH, Parhi KK. Systematic design of high-speed and low-power digit-serial multipliers. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*. 1998; 45(12):1585–96.
11. Chang YN, Satyanarayana JH, Parhi KK. Design and implementation of low-power digit-serial multipliers. *IEEE International Conference on Computer Design: VLSI in Computers and Processors*; 1997 Oct. p. 186–95.
12. Kidambi SS, El-Guibaly F, Antoniou A. Area-efficient multipliers for digital signal processing applications. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*. 1996; 43(2):90–5
13. Van LD and Yang CC. Generalized low-error area-efficient fixed-width multipliers. *IEEE Transactions on Circuits and Systems I: Regular Papers*. 2005; 52(8):1608–19.
14. Huang Z and Ercegovic MD. Two-dimensional signal gating for low-power array multiplier design. *IEEE International Symposium on Circuits and Systems, ISCAS 2002*; 2002. p. I-489.
15. Vijeyakumar KN, Sumathy V, Elango S. VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications. *Arabian Journal for Science and Engineering*. 2014: 1–12.
16. Anisimov AV and Zavadskiy IA. Architectural optimization of a digital optical multiplier. *Cybernetics and Systems Investigation*. 2007; 43(5):749–58.
17. Kumar T, Das T, Pandey B, Hussain DMA. Input/output buffer based thermal/energy efficient green communication for Wi-Fi protected access on FPGA. *6th IEEE International Congress on Ultra-Modern Telecommunications and Control systems and Workshops*; St. Petersburg; Russia; 2014.
18. Pandey B, Yadav J, Singh YK, Kumar R, Patel S. Energy efficient design and implementation of ALU on 40nm FPGA. *2013 International Conference on Energy Efficient Technologies for Sustainability (ICEETS)*; 2013 Apr. p. 45–50.
19. Kumar T, Pandey B, Das T, Chowdhry BS. Mobile DDR input/output buffer based high performance energy efficient portable ALU design on FPGA. *Wireless Personal Communications*. 2014; 76(3):569–78.
20. Lacey TM and Johnson D L. I/O architecture/cell design for programmable logic device. U.S. Patent No. 6,608,500; Washington, DC: U.S. Patent and Trademark Office; 2003.
21. Musavi SHA, Chowdhry BS, Kumar T, Pandey B, Kumar W. IoTs enable active contour modeling based energy efficient and thermal aware object tracking on fpga, *Springer Wireless Personal Communications*. 2015; 82(3):1–15.